Publication:
Improving efficiency of power gated circuits through concurrent optimization of power switch size and forward body biasing
Date
| dc.contributor.author | Sathanur, Ashoka | |
| dc.contributor.author | Ashouei, Maryam | |
| dc.contributor.author | Huisken, Jos | |
| dc.date.accessioned | 2021-10-18T21:19:17Z | |
| dc.date.available | 2021-10-18T21:19:17Z | |
| dc.date.embargo | 9999-12-31 | |
| dc.date.issued | 2010 | |
| dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/17952 | |
| dc.source.beginpage | 178 | |
| dc.source.conference | International Conference on Integrated Circuit Design and Technology - ICIDT | |
| dc.source.conferencedate | 2/06/2010 | |
| dc.source.conferencelocation | Grenoble France | |
| dc.source.endpage | 181 | |
| dc.title | Improving efficiency of power gated circuits through concurrent optimization of power switch size and forward body biasing | |
| dc.type | Proceedings paper | |
| dspace.entity.type | Publication | |
| Files | Original bundle
| |
| Publication available in collections: |