Publication:

Design and Optimization of SRAM Macro and Logic Using Backside Interconnects at 2nm node

Date

2021

Proceedings Paper

https://doi.org/10.1109/IEDM19574.2021.9720528

Simple item page Full metadata Statistics

Author(s)

;

Sisto, Giuliano

;

;

Hiblot, Gaspard

;

Stucchi, Michele

;

Kakarla, Naveen

;

;

Salahuddin, Shairfe Muhammad

;

Schleicher, Filip

;

Veloso, Anabela

;

Hellings, Geert

;

;

Milojevic, Dragomir

;

Van der Plas, Geert

;

Ryckaert, Julien

;

Journal

na

Statistics

1670 since deposited on 2022-07-09

Acq. date: 2026-02-04