Publication:

Design and Optimization of SRAM Macro and Logic Using Backside Interconnects at 2nm node

Date

2021
Proceedings Paper
https://doi.org/10.1109/IEDM19574.2021.9720528
Simple item page Full metadata Statistics
Loading...
Thumbnail Image

Author(s)

Chen, Rongmei  
;
Sisto, Giuliano  
;
Jourdain, Anne  
;
Hiblot, Gaspard  
;
Stucchi, Michele  
;
Kakarla, Naveen  
;
Chehab, Bilal  
;
Salahuddin, Shairfe Muhammad  
;
Schleicher, Filip  
;
Veloso, Anabela  
;
Hellings, Geert  
;
Weckx, Pieter  
;
Milojevic, Dragomir  
;
Van der Plas, Geert  
;
Ryckaert, Julien  
;
Beyne, Eric  

Journal

na

Abstract

Description

Metrics

Views

1666 since deposited on 2022-07-09
Acq. date: 2025-10-25

Citations

Metrics

Views

1666 since deposited on 2022-07-09
Acq. date: 2025-10-25

Citations