Publication:

Joint-optimization for SRAM and Logic for 28nm node and below

Date

2010
Proceedings Paper
Simple item page Full metadata Statistics
 
dc.contributor.authorVerhaegen, Staf
dc.contributor.authorSmayling, Michael C.
dc.contributor.authorDe Bisschop, Peter
dc.contributor.authorLaenens, Bart
dc.contributor.imecauthorDe Bisschop, Peter
dc.date.accessioned2021-10-18T23:47:21Z
dc.date.available2021-10-18T23:47:21Z
dc.date.embargo9999-12-31
dc.date.issued2010
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/18273
dc.source.beginpage764107
dc.source.conferenceDesign for Manufacturability through Design-Process Integration IV
dc.source.conferencedate21/02/2010
dc.source.conferencelocationSan Jose, CA USA
dc.title

Joint-optimization for SRAM and Logic for 28nm node and below

dc.typeProceedings paper
dspace.entity.typePublication
Files

Original bundle

Name:
20395.pdf
Size:
863.01 KB
Format:
Adobe Portable Document Format
Download
Publication available in collections:
Conference contributions