Publication:

MOSART: Mapping Optimisation for Scalable multi-core ARchiTecture

Date

2008
Proceedings Paper
Simple item page Full metadata Statistics
 
dc.contributor.authorCandaele, Bernard
dc.contributor.authorJantsch, Axel
dc.contributor.authorAshby, Tom
dc.contributor.authorTiensyrjä, Kari
dc.contributor.authorIeromnimon, Frank
dc.contributor.authorVanthournout, Bart
dc.contributor.authorDi Crescenzo, Philippe
dc.contributor.authorSoudris, Dimitrios
dc.contributor.imecauthorAshby, Tom
dc.date.accessioned2021-10-17T06:25:59Z
dc.date.available2021-10-17T06:25:59Z
dc.date.issued2008
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/13472
dc.source.beginpage343
dc.source.conference16th IFIP/IEEE International Conference on Very Large Scale Integration - VLSI-SoC
dc.source.conferencedate13/10/2008
dc.source.conferencelocationRhodes Greece
dc.source.endpage344
dc.title

MOSART: Mapping Optimisation for Scalable multi-core ARchiTecture

dc.typeProceedings paper
dspace.entity.typePublication
Files
Publication available in collections:
Conference contributions