Publication:

Evolvable hardware architectures on FPGA for side-channel security

Date

 
dc.contributor.authorLabafnya, M.
dc.contributor.authorEtemadi Borujeni, S.
dc.contributor.authorMentens, N.
dc.date.accessioned2021-10-28T23:36:07Z
dc.date.available2021-10-28T23:36:07Z
dc.date.embargo9999-12-31
dc.date.issued2020
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/35427
dc.source.conferenceApplied Cryptography and Network Security Workshops - ACNS Workshop on Artificial Intelligence in Hardware Security
dc.source.conferencedate19/10/2020
dc.source.conferencelocationRome Italy
dc.title

Evolvable hardware architectures on FPGA for side-channel security

dc.typeProceedings paper
dspace.entity.typePublication
Files

Original bundle

Name:
48099.pdf
Size:
5.41 MB
Format:
Adobe Portable Document Format
Publication available in collections: