Publication:

Optimization of tunnel FETs: Impact of gate oxide thickness, implantation and annealing conditions

Date

2010
Proceedings Paper
Simple item page Full metadata Statistics
 
dc.contributor.authorLeonelli, Daniele
dc.contributor.authorVandooren, Anne
dc.contributor.authorRooyackers, Rita
dc.contributor.authorDe Gendt, Stefan
dc.contributor.authorHeyns, Marc
dc.contributor.authorGroeseneken, Guido
dc.contributor.imecauthorLeonelli, Daniele
dc.contributor.imecauthorVandooren, Anne
dc.contributor.imecauthorDe Gendt, Stefan
dc.contributor.imecauthorHeyns, Marc
dc.contributor.imecauthorGroeseneken, Guido
dc.contributor.orcidimecVandooren, Anne::0000-0002-2412-0176
dc.contributor.orcidimecDe Gendt, Stefan::0000-0003-3775-3578
dc.date.accessioned2021-10-18T18:09:33Z
dc.date.available2021-10-18T18:09:33Z
dc.date.embargo9999-12-31
dc.date.issued2010
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/17468
dc.source.beginpage170
dc.source.conference40th European Solid-State Device Research Conference - ESSDERC
dc.source.conferencedate13/09/2010
dc.source.conferencelocationSevilla Spain
dc.source.endpage173
dc.title

Optimization of tunnel FETs: Impact of gate oxide thickness, implantation and annealing conditions

dc.typeProceedings paper
dspace.entity.typePublication
Files

Original bundle

Name:
20726.pdf
Size:
723.86 KB
Format:
Adobe Portable Document Format
Download
Publication available in collections:
Conference contributions