A 86MHz-12GHz Digital-Intensive PLL for software-defined radios, using a 6fJ/step TDC in 40nm digital CMOS

Publication:

2010

Journal article

Author(s)

;

;

;

;

;

IEEE Journal of Solid-State Circuits

1994 since deposited on 2021-10-18

1last month

Acq. date: 2026-01-25