Publication:

Impact of device and interconnect process variability on clock distribution

Date

 
dc.contributor.authorFievet, Nathalie
dc.contributor.authorRaghavan, Praveen
dc.contributor.authorBaert, Rogier
dc.contributor.authorRobert, Frederic
dc.contributor.authorMercha, Abdelkarim
dc.contributor.authorVerkest, Diederik
dc.contributor.authorThean, Aaron
dc.contributor.imecauthorBaert, Rogier
dc.contributor.imecauthorMercha, Abdelkarim
dc.contributor.imecauthorVerkest, Diederik
dc.contributor.imecauthorThean, Aaron
dc.contributor.orcidimecMercha, Abdelkarim::0000-0002-2174-6958
dc.contributor.orcidimecVerkest, Diederik::0000-0001-6567-2746
dc.date.accessioned2021-10-22T19:14:55Z
dc.date.available2021-10-22T19:14:55Z
dc.date.issued2015
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/25270
dc.identifier.urlhttp://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7165895
dc.source.beginpage1
dc.source.conferenceInternational Conference on IC Design & Technology - ICICDT
dc.source.conferencedate1/06/2015
dc.source.conferencelocationLeuven Belgium
dc.source.endpage4
dc.title

Impact of device and interconnect process variability on clock distribution

dc.typeProceedings paper
dspace.entity.typePublication
Files
Publication available in collections: