Publication:

Buried power rails and back-side power grids: ARM CPU power delivery network design beyond 5nm

Date

2019
Proceedings Paper
Simple item page Full metadata Statistics
 
dc.contributor.authorPrasad, D.
dc.contributor.authorNibhanupudi, S.
dc.contributor.authorDas, S.
dc.contributor.authorZografos, Odysseas
dc.contributor.authorChehab, Bilal
dc.contributor.authorSarkar, Satadru
dc.contributor.authorBaert, Rogier
dc.contributor.authorRobinson, A.
dc.contributor.authorGupta, Anshul
dc.contributor.authorSpessot, Alessio
dc.contributor.authorDebacker, Peter
dc.contributor.authorVerkest, Diederik
dc.contributor.authorKulkarni, J.
dc.contributor.authorCline, B.
dc.contributor.authorSinha, S.
dc.contributor.imecauthorZografos, Odysseas
dc.contributor.imecauthorChehab, Bilal
dc.contributor.imecauthorSarkar, Satadru
dc.contributor.imecauthorBaert, Rogier
dc.contributor.imecauthorGupta, Anshul
dc.contributor.imecauthorSpessot, Alessio
dc.contributor.imecauthorDebacker, Peter
dc.contributor.imecauthorVerkest, Diederik
dc.contributor.orcidimecZografos, Odysseas::0000-0002-9998-8009
dc.contributor.orcidimecDebacker, Peter::0000-0003-3825-5554
dc.contributor.orcidimecVerkest, Diederik::0000-0001-6567-2746
dc.date.accessioned2021-10-27T16:20:08Z
dc.date.available2021-10-27T16:20:08Z
dc.date.embargo9999-12-31
dc.date.issued2019
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/33822
dc.source.beginpage446
dc.source.conferenceIEEE International Electron Devices Meeting - IEDM 2019
dc.source.conferencedate9/12/2019
dc.source.conferencelocationSan Francisco, CA USA
dc.source.endpage449
dc.title

Buried power rails and back-side power grids: ARM CPU power delivery network design beyond 5nm

dc.typeProceedings paper
dspace.entity.typePublication
Files

Original bundle

Name:
42984.pdf
Size:
1.13 MB
Format:
Adobe Portable Document Format
Download
Publication available in collections:
Conference contributions