Publication:
A 3.6pJ/access 480MHz, 128Kbit on-chip SRAM with 850MHz boost mode in 90nm CMOS with tunable sense amplifiers to cope with variability.
Date
| dc.contributor.author | Cosemans, S. | |
| dc.contributor.author | Dehaene, Wim | |
| dc.contributor.author | Catthoor, Francky | |
| dc.contributor.imecauthor | Dehaene, Wim | |
| dc.contributor.imecauthor | Catthoor, Francky | |
| dc.contributor.orcidimec | Catthoor, Francky::0000-0002-3599-8515 | |
| dc.date.accessioned | 2021-10-17T06:38:06Z | |
| dc.date.available | 2021-10-17T06:38:06Z | |
| dc.date.embargo | 9999-12-31 | |
| dc.date.issued | 2008 | |
| dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/13562 | |
| dc.source.beginpage | 278 | |
| dc.source.conference | 34th European Solid-State Circuits Conference - ESSCIRC | |
| dc.source.conferencedate | 15/09/2008 | |
| dc.source.conferencelocation | Edinburgh UK | |
| dc.source.endpage | 281 | |
| dc.title | A 3.6pJ/access 480MHz, 128Kbit on-chip SRAM with 850MHz boost mode in 90nm CMOS with tunable sense amplifiers to cope with variability. | |
| dc.type | Proceedings paper | |
| dspace.entity.type | Publication | |
| Files | Original bundle
| |
| Publication available in collections: |