Publication:
A methodology and design environment for DSP ASIC fixed point refinement
Date
| dc.contributor.author | Cmar, Radim | |
| dc.contributor.author | Rynders, Luc | |
| dc.contributor.author | Schaumont, Patrick | |
| dc.contributor.author | Vernalde, Serge | |
| dc.contributor.author | Bolsens, Ivo | |
| dc.contributor.imecauthor | Rynders, Luc | |
| dc.contributor.imecauthor | Vernalde, Serge | |
| dc.date.accessioned | 2021-10-06T10:48:45Z | |
| dc.date.available | 2021-10-06T10:48:45Z | |
| dc.date.issued | 1999 | |
| dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/3303 | |
| dc.source.beginpage | 271 | |
| dc.source.conference | Proceedings Design and Test in Europe Conference; March 1999; Munich, Germany. | |
| dc.source.endpage | 276 | |
| dc.title | A methodology and design environment for DSP ASIC fixed point refinement | |
| dc.type | Proceedings paper | |
| dspace.entity.type | Publication | |
| Files | ||
| Publication available in collections: |