Publication:

Activity profile driven simultaneous Vt assignment and power switch sizing for leakage power minimization in nanometer CMOS designs

Date

Loading...
Thumbnail Image

Abstract

Description

Statistics

Views

1870 since deposited on 2021-10-18
1last month
Acq. date: 2026-01-25

Citations

Statistics

Views

1870 since deposited on 2021-10-18
1last month
Acq. date: 2026-01-25

Citations