Toggle navigation
My submissions
Login
Toggle navigation
View item
imec Publications Repository
imec Publications
Conference contributions
View item
imec Publications Repository
imec Publications
Conference contributions
View item
JavaScript is disabled for your browser. Some features of this site may not work without it.
The impact of layout on stress-enhanced transistor performance
Metadata
Show full item record
Authors
Moroz, Victor
;
Eneman, Geert
;
Verheyen, Peter
;
Nouri, Faran
;
Washington, Lori
;
Smith, Lee
;
Jurczak, Gosia
;
Pramanik, Dipu
Conference
Proceedings of the International Conference on Simulation of Semiconductor Processes and Devices - SISPAD
Title
The impact of layout on stress-enhanced transistor performance
Publication type
Proceedings paper
Collections
Conference contributions
Search imec Publications Repository
This collection
Browse
All of imec Publications Repository
Collections
Publication date
Authors
Titles
Subjects
imec author
Availability
Publication type
This collection
Publication date
Authors
Titles
Subjects
imec author
Availability
Publication type
My account
login