Energy/area/delay trade-offs in the physical design of on-chip segmented buses architecture

Simple item page Full metadata Statistics

Author(s)

;

Papanikolaou, Antonis

;

;

Catthoor, Francky

Journal

IEEE Trans. on Very Large Scale Integration (VLSI) Systems

Metrics

1890 since deposited on 2021-10-16

Acq. date: 2025-10-25