dc.contributor.author | Ragnarsson, Lars-Ake | |
dc.contributor.author | Li, Zilan | |
dc.contributor.author | Tseng, Joshua | |
dc.contributor.author | Schram, Tom | |
dc.contributor.author | Rohr, Erika | |
dc.contributor.author | Cho, Moon Ju | |
dc.contributor.author | Kauerauf, Thomas | |
dc.contributor.author | Conard, Thierry | |
dc.contributor.author | Okuno, Y. | |
dc.contributor.author | Parvais, Bertrand | |
dc.contributor.author | Absil, Philippe | |
dc.contributor.author | Biesemans, Serge | |
dc.contributor.author | Hoffmann, Thomas Y. | |
dc.date.accessioned | 2021-10-18T02:08:09Z | |
dc.date.available | 2021-10-18T02:08:09Z | |
dc.date.issued | 2009 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/16085 | |
dc.source | IIOimport | |
dc.title | Ultra low-EOT (5 Å) gate-first and gate-last high performance CMOS achieved by gate-electrode optimization | |
dc.type | Proceedings paper | |
dc.contributor.imecauthor | Ragnarsson, Lars-Ake | |
dc.contributor.imecauthor | Schram, Tom | |
dc.contributor.imecauthor | Conard, Thierry | |
dc.contributor.imecauthor | Parvais, Bertrand | |
dc.contributor.imecauthor | Absil, Philippe | |
dc.contributor.imecauthor | Biesemans, Serge | |
dc.contributor.orcidimec | Ragnarsson, Lars-Ake::0000-0003-1057-8140 | |
dc.contributor.orcidimec | Conard, Thierry::0000-0002-4298-5851 | |
dc.contributor.orcidimec | Parvais, Bertrand::0000-0003-0769-7069 | |
dc.contributor.orcidimec | Schram, Tom::0000-0003-1533-7055 | |
dc.source.peerreview | yes | |
dc.source.beginpage | 663 | |
dc.source.endpage | 666 | |
dc.source.conference | IEEE International Electron Devices Meeting - IEDM | |
dc.source.conferencedate | 7/12/2009 | |
dc.source.conferencelocation | Baltimore, MD USA | |
imec.availability | Published - imec | |