ISSN
1063-8210
Issue
1
Journal
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume
17
Title
Design and synthesis of Pareto buffers offering large range runtime energy/delay trade-offs via combined buffer size and supply voltage tuning
Publication type
Journal article