Publication:

Activity profile driven simultaneous Vt assignment and power switch sizing for leakage power minimization in nanometer CMOS designs

Date

Loading...
Thumbnail Image

Abstract

Description

Statistics

Views

1872 since deposited on 2021-10-18
2last month
1last week
Acq. date: 2026-02-25

Citations

Statistics

Views

1872 since deposited on 2021-10-18
2last month
1last week
Acq. date: 2026-02-25

Citations