Publication:

3D wafer-level packaging die stacking using spin-on-dielectric polymer liner through-silicon vias

Date

2011
Journal article
Simple item page Full metadata Statistics
Loading...
Thumbnail Image

Files

21094.pdf 1.19 MB

Author(s)

Civale, Yann
;
Sabuncuoglu Tezcan, Deniz  
;
Philipsen, Harold  
;
Duval, Fabrice  
;
Jaenen, Patrick  
;
Travaly, Youssef
;
Soussan, Philippe  
;
Swinnen, Bart  
;
Beyne, Eric  

Journal

IEEE Transactions on Components, Packaging and Manufacturing Technology

Abstract

Description

Statistics

Views

2001 since deposited on 2021-10-19
3last month
3last week
Acq. date: 2026-10-09

Citations

Statistics

Views

2001 since deposited on 2021-10-19
3last month
3last week
Acq. date: 2026-10-09

Citations