Toggle navigation
My submissions
Login
Toggle navigation
View item
imec Publications Repository
imec Publications
Articles
View item
imec Publications Repository
imec Publications
Articles
View item
JavaScript is disabled for your browser. Some features of this site may not work without it.
Bilayer graphene tunneling-FET for sub-0.2 V digital CMOS logic applications
View/
open
29959.pdf (696.7Kb)
Metadata
Show full item record
Authors
Agarwal Kumar, Tarun
;
Nourbakhsh, Amirhasan
;
Raghavan, Praveen
;
Radu, Iuliana
;
Verhelst, Marian
;
De Gendt, Stefan
;
Heyns, Marc
;
Thean, Aaron
ISSN
0741-3106
Issue
12
Journal
IEEE Electron Device Letters
Volume
35
Title
Bilayer graphene tunneling-FET for sub-0.2 V digital CMOS logic applications
Publication type
Journal article
Embargo date
9999-12-31
Collections
Articles
Search imec Publications Repository
This collection
Browse
All of imec Publications Repository
Collections
Publication date
Authors
Titles
Subjects
imec author
Availability
Publication type
This collection
Publication date
Authors
Titles
Subjects
imec author
Availability
Publication type
My account
login