dc.contributor.author | Breuil, Laurent | |
dc.contributor.author | Blomme, Pieter | |
dc.contributor.author | Tan, Chi Lim | |
dc.contributor.author | Lisoni, Judit | |
dc.contributor.author | Souriau, Laurent | |
dc.contributor.author | Zahid, Mohammed | |
dc.contributor.author | Richard, Olivier | |
dc.contributor.author | Bender, Hugo | |
dc.contributor.author | Van den Bosch, Geert | |
dc.contributor.author | Van Houdt, Jan | |
dc.date.accessioned | 2021-10-22T00:49:27Z | |
dc.date.available | 2021-10-22T00:49:27Z | |
dc.date.issued | 2014 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/23582 | |
dc.source | IIOimport | |
dc.title | Integration of a multi-layer inter-gate dielectric with hybrid floating gate towards 10nm planar NAND flash | |
dc.type | Proceedings paper | |
dc.contributor.imecauthor | Breuil, Laurent | |
dc.contributor.imecauthor | Blomme, Pieter | |
dc.contributor.imecauthor | Souriau, Laurent | |
dc.contributor.imecauthor | Richard, Olivier | |
dc.contributor.imecauthor | Bender, Hugo | |
dc.contributor.imecauthor | Van den Bosch, Geert | |
dc.contributor.imecauthor | Van Houdt, Jan | |
dc.contributor.orcidimec | Breuil, Laurent::0000-0003-2869-1651 | |
dc.contributor.orcidimec | Souriau, Laurent::0000-0002-5138-5938 | |
dc.contributor.orcidimec | Richard, Olivier::0000-0002-3994-8021 | |
dc.contributor.orcidimec | Van den Bosch, Geert::0000-0001-9971-6954 | |
dc.contributor.orcidimec | Van Houdt, Jan::0000-0003-1381-6925 | |
dc.source.peerreview | yes | |
dc.source.beginpage | 51 | |
dc.source.endpage | 54 | |
dc.source.conference | 6th International Memory Workshop | |
dc.source.conferencedate | 18/05/2014 | |
dc.source.conferencelocation | Taipei Taiwan | |
imec.availability | Published - imec | |