Show simple item record

dc.contributor.authorDe Vos, Joeri
dc.contributor.authorStucchi, Michele
dc.contributor.authorJourdain, Anne
dc.contributor.authorBeyne, Eric
dc.contributor.authorPatel, Jash
dc.contributor.authorCrook, Kath
dc.contributor.authorCarruthers, Mark
dc.contributor.authorHopkins, Janet
dc.contributor.authorAshraf, Huma
dc.date.accessioned2021-10-22T18:53:09Z
dc.date.available2021-10-22T18:53:09Z
dc.date.issued2015
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/25157
dc.sourceIIOimport
dc.titleImpact of backside processing on C-V characteristics of TSV capacitors in 3D stacked IC process flows
dc.typeProceedings paper
dc.contributor.imecauthorDe Vos, Joeri
dc.contributor.imecauthorStucchi, Michele
dc.contributor.imecauthorJourdain, Anne
dc.contributor.imecauthorBeyne, Eric
dc.contributor.orcidimecDe Vos, Joeri::0000-0002-9332-9336
dc.contributor.orcidimecBeyne, Eric::0000-0002-3096-050X
dc.source.peerreviewyes
dc.source.beginpage1
dc.source.endpage4
dc.source.conference17th Electronics Packaging Technology Conference - EPTC
dc.source.conferencedate2/12/2015
dc.source.conferencelocationSingapore Singapore
imec.availabilityPublished - imec


Files in this item

FilesSizeFormatView

There are no files associated with this item.

This item appears in the following collection(s)

Show simple item record