dc.contributor.author | Sakhare, Sushil | |
dc.contributor.author | Trivkovic, Darko | |
dc.contributor.author | Mountsier, Tom | |
dc.contributor.author | Kim, Min-Soo | |
dc.contributor.author | Mocuta, Dan | |
dc.contributor.author | Ryckaert, Julien | |
dc.contributor.author | Mercha, Abdelkarim | |
dc.contributor.author | Verkest, Diederik | |
dc.contributor.author | Thean, Aaron | |
dc.contributor.author | Dusa, Mircea | |
dc.date.accessioned | 2021-10-22T22:28:59Z | |
dc.date.available | 2021-10-22T22:28:59Z | |
dc.date.issued | 2015 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/25852 | |
dc.source | IIOimport | |
dc.title | Layout optimization and trade-off between 193i and EUV-based patterning for SRAM cells to improve performance and process variability at 7nm technology node | |
dc.type | Proceedings paper | |
dc.contributor.imecauthor | Trivkovic, Darko | |
dc.contributor.imecauthor | Mountsier, Tom | |
dc.contributor.imecauthor | Kim, Min-Soo | |
dc.contributor.imecauthor | Ryckaert, Julien | |
dc.contributor.imecauthor | Mercha, Abdelkarim | |
dc.contributor.imecauthor | Verkest, Diederik | |
dc.contributor.imecauthor | Thean, Aaron | |
dc.contributor.imecauthor | Dusa, Mircea | |
dc.contributor.orcidimec | Kim, Min-Soo::0000-0003-0211-0847 | |
dc.contributor.orcidimec | Mercha, Abdelkarim::0000-0002-2174-6958 | |
dc.contributor.orcidimec | Verkest, Diederik::0000-0001-6567-2746 | |
dc.source.peerreview | yes | |
dc.source.beginpage | 94270O | |
dc.source.conference | Design-Process-Technology Co-optimization for Manufacturability IX | |
dc.source.conferencedate | 22/02/2015 | |
dc.source.conferencelocation | San Jose, CA USA | |
dc.identifier.url | http://spie.org/Publications/Proceedings/Paper/10.1117/12.2086100 | |
imec.availability | Published - imec | |
imec.internalnotes | Proceedings of SPIE; Vol. 9427 | |