A 42 mW 200 fs-jitter 60 GHz sub-sampling PLL in 40 nm CMOS

View/open

32116.pdf (2.511Mb)

Metadata

Show full item record

Authors

Szortyka, Viki; Shi, Qixian; Raczkowski, Kuba; Parvais, Bertrand; Kuijk, Maarten; Wambacq, Piet

ISSN

0018-9200

Issue

9

Journal

IEEE Journal of Solid-State Circuits

Volume

50

Title

A 42 mW 200 fs-jitter 60 GHz sub-sampling PLL in 40 nm CMOS

Publication type

Journal article

Embargo date

9999-12-31

Collections

Articles