On MOS admittance modeling to study border trap capture/emission and its effect on electrical behavior of high-k/III-V MOS devices

Publication:

2015

Journal article

Author(s)

;

;

;

;

;

;

Microelectronic Engineering

1843 since deposited on 2021-10-22

1last month

Acq. date: 2026-04-06