Show simple item record

dc.contributor.authorYoshida, S.
dc.contributor.authorTaniguchi, S.
dc.contributor.authorMinari, Hideki
dc.contributor.authorLin, Dennis
dc.contributor.authorIvanov, Tsvetan
dc.contributor.authorWatanabe, H.
dc.contributor.authorNakazawa, Masashi
dc.contributor.authorCollaert, Nadine
dc.contributor.authorThean, Aaron
dc.date.accessioned2021-10-23T01:23:36Z
dc.date.available2021-10-23T01:23:36Z
dc.date.issued2015
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/26220
dc.sourceIIOimport
dc.titleThe impact of energy barrier height on border traps in III-V gate stacks
dc.typeProceedings paper
dc.contributor.imecauthorLin, Dennis
dc.contributor.imecauthorIvanov, Tsvetan
dc.contributor.imecauthorCollaert, Nadine
dc.contributor.imecauthorThean, Aaron
dc.contributor.orcidimecIvanov, Tsvetan::0000-0003-3407-2742
dc.contributor.orcidimecCollaert, Nadine::0000-0002-8062-3165
dc.source.peerreviewyes
dc.source.beginpage75
dc.source.endpage76
dc.source.conferenceExtended Abstracts of International Workshop on Dielectric Thin Films for Future Electron Devices - IWDTF
dc.source.conferencedate2/11/2015
dc.source.conferencelocationTokyo Japan
imec.availabilityPublished - imec


Files in this item

FilesSizeFormatView

There are no files associated with this item.

This item appears in the following collection(s)

Show simple item record