dc.contributor.author | Appeltans, Raf | |
dc.contributor.author | Weckx, Pieter | |
dc.contributor.author | Raghavan, Praveen | |
dc.contributor.author | Kim, Ryan Ryoung han | |
dc.contributor.author | Kar, Gouri Sankar | |
dc.contributor.author | Furnemont, Arnaud | |
dc.contributor.author | Van der Perre, Liesbet | |
dc.contributor.author | Dehaene, Wim | |
dc.date.accessioned | 2021-10-24T02:52:49Z | |
dc.date.available | 2021-10-24T02:52:49Z | |
dc.date.issued | 2017 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/27758 | |
dc.source | IIOimport | |
dc.title | The effect of patterning options on embedded memory cells in logic technologies at iN10 and iN7 | |
dc.type | Proceedings paper | |
dc.contributor.imecauthor | Appeltans, Raf | |
dc.contributor.imecauthor | Weckx, Pieter | |
dc.contributor.imecauthor | Kim, Ryan Ryoung han | |
dc.contributor.imecauthor | Kar, Gouri Sankar | |
dc.contributor.imecauthor | Furnemont, Arnaud | |
dc.contributor.imecauthor | Dehaene, Wim | |
dc.contributor.orcidimec | Furnemont, Arnaud::0000-0002-6378-1030 | |
dc.source.peerreview | yes | |
dc.source.beginpage | 101480G | |
dc.source.conference | Design-Process-Technology Co-optimization for Manufacturability XI | |
dc.source.conferencedate | 26/02/2017 | |
dc.source.conferencelocation | San Jose, CA USA | |
dc.identifier.url | http://proceedings.spiedigitallibrary.org/proceeding.aspx?articleid=2613275 | |
imec.availability | Published - imec | |
imec.internalnotes | Proceedings of SPIE; Vol. 10148 | |