dc.contributor.author | Choi, Suhyeong | |
dc.contributor.author | Lee, Jae Uk | |
dc.contributor.author | Blanco, Victor | |
dc.contributor.author | Debacker, Peter | |
dc.contributor.author | Raghavan, Praveen | |
dc.contributor.author | Kim, Ryan Ryoung han | |
dc.contributor.author | Shin, Youngsoo | |
dc.date.accessioned | 2021-10-24T03:28:37Z | |
dc.date.available | 2021-10-24T03:28:37Z | |
dc.date.issued | 2017 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/28030 | |
dc.source | IIOimport | |
dc.title | Large marginal 2D self-aligned via patterning for sub-5nm technology | |
dc.type | Proceedings paper | |
dc.contributor.imecauthor | Lee, Jae Uk | |
dc.contributor.imecauthor | Blanco, Victor | |
dc.contributor.imecauthor | Debacker, Peter | |
dc.contributor.imecauthor | Kim, Ryan Ryoung han | |
dc.contributor.orcidimec | Lee, Jae Uk::0000-0002-9434-5055 | |
dc.contributor.orcidimec | Debacker, Peter::0000-0003-3825-5554 | |
dc.date.embargo | 9999-12-31 | |
dc.identifier.doi | 10.1117/12.2257924 | |
dc.source.peerreview | yes | |
dc.source.beginpage | 101480J | |
dc.source.conference | Design-Process-Technology Co-optimization for Manufacturability XI | |
dc.source.conferencedate | 26/02/2017 | |
dc.source.conferencelocation | San Jose US | |
imec.availability | Published - open access | |
imec.internalnotes | Proceedings of SPIE; Vol. 10148 | |