dc.contributor.author | Vandooren, Anne | |
dc.contributor.author | Witters, Liesbeth | |
dc.contributor.author | Vecchio, Emma | |
dc.contributor.author | Kunnen, Eddy | |
dc.contributor.author | Hellings, Geert | |
dc.contributor.author | Peng, Lan | |
dc.contributor.author | Inoue, Fumihiro | |
dc.contributor.author | Li, Waikin | |
dc.contributor.author | Waldron, Niamh | |
dc.contributor.author | Mocuta, Dan | |
dc.contributor.author | Collaert, Nadine | |
dc.date.accessioned | 2021-10-24T17:06:31Z | |
dc.date.available | 2021-10-24T17:06:31Z | |
dc.date.issued | 2017 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/29773 | |
dc.source | IIOimport | |
dc.title | Double-gate Si junction-less n-type transistor for high performance Cu-BEOL compatible applications using 3D sequential integration | |
dc.type | Proceedings paper | |
dc.contributor.imecauthor | Vandooren, Anne | |
dc.contributor.imecauthor | Witters, Liesbeth | |
dc.contributor.imecauthor | Vecchio, Emma | |
dc.contributor.imecauthor | Hellings, Geert | |
dc.contributor.imecauthor | Peng, Lan | |
dc.contributor.imecauthor | Inoue, Fumihiro | |
dc.contributor.imecauthor | Li, Waikin | |
dc.contributor.imecauthor | Waldron, Niamh | |
dc.contributor.imecauthor | Collaert, Nadine | |
dc.contributor.orcidimec | Vandooren, Anne::0000-0002-2412-0176 | |
dc.contributor.orcidimec | Hellings, Geert::0000-0002-5376-2119 | |
dc.contributor.orcidimec | Peng, Lan::0000-0003-1824-126X | |
dc.contributor.orcidimec | Collaert, Nadine::0000-0002-8062-3165 | |
dc.date.embargo | 9999-12-31 | |
dc.source.peerreview | yes | |
dc.source.beginpage | 5.3 | |
dc.source.conference | IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference - IEEE S3S | |
dc.source.conferencedate | 16/10/2017 | |
dc.source.conferencelocation | Burlingame, CA USA | |
dc.identifier.url | http://ieeexplore.ieee.org/document/8309234/ | |
imec.availability | Published - open access | |