Consideration of UFET architecture for the 5nm node and beyond logic transistor

View/open

39149.pdf (2.602Mb)

Metadata

Show full item record

Authors

Kumar Das, Uttam; Eneman, Geert; Velampati, Ravi; Chauhan, Y.; Jinesh, K.; Bhattacharya, T.

ISSN

2168-6734

Journal

IEEE Journal of the Electron Devices Society

Volume

6

Title

Consideration of UFET architecture for the 5nm node and beyond logic transistor

Publication type

Journal article

Embargo date

9999-12-31

Collections

Articles