Skip to content
Institutional repository
Communities & Collections
Browse all items
Scientific publications
Open knowledge
Log In
imec Publications
Conference contributions
Vertically stacked gate-all-around Si nanowire CMOS transistors with reduced nanowires separation, new work function metal gate solutions, and DC/AC performance optimization
Publication:
Vertically stacked gate-all-around Si nanowire CMOS transistors with reduced nanowires separation, new work function metal gate solutions, and DC/AC performance optimization
Copy permalink
Date
2018
Proceedings Paper
Simple item page
Full metadata
Statistics
Loading...
Loading...
Basic data
APA
Chicago
Harvard
IEEE
Basic data
APA
Chicago
Harvard
IEEE
Author(s)
Ritzenthaler, Romain
;
Mertens, Hans
;
Pena, Vanessa
;
Santoro, Gaetano
;
Vaisman Chasin, Adrian
;
Kenis, Karine
;
Devriendt, Katia
;
Mannaert, Geert
;
Dekkers, Harold
;
Dangol, Anish
;
Lin, Yongjin
;
Sun, Shiyu
;
Chen, Zhebo
;
Kim, Myungsun
;
Chen, ShiChung
;
Machillot, Jerome
;
Mitard, Jerome
;
Yoshida, Naomi
;
Kim, Namsung
;
Mocuta, Dan
;
Horiguchi, Naoto
Journal
Abstract
Description
Metrics
Views
2182
since deposited on 2021-10-26
2
last month
1
last week
Acq. date: 2025-12-10
Citations
Metrics
Views
2182
since deposited on 2021-10-26
2
last month
1
last week
Acq. date: 2025-12-10
Citations