dc.contributor.author | Arreghini, Antonio | |
dc.contributor.author | Banerjee, Kaustuv | |
dc.contributor.author | Verreck, Devin | |
dc.contributor.author | Vadakupudhu Palayam, Senthil | |
dc.contributor.author | Rosseel, Erik | |
dc.contributor.author | Nyns, Laura | |
dc.contributor.author | Van den Bosch, Geert | |
dc.contributor.author | Furnemont, Arnaud | |
dc.date.accessioned | 2021-10-27T07:27:24Z | |
dc.date.available | 2021-10-27T07:27:24Z | |
dc.date.issued | 2019 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/32459 | |
dc.source | IIOimport | |
dc.title | Improvement of conduction in 3D NAND memory devices by channel and junction optimization | |
dc.type | Proceedings paper | |
dc.contributor.imecauthor | Arreghini, Antonio | |
dc.contributor.imecauthor | Banerjee, Kaustuv | |
dc.contributor.imecauthor | Verreck, Devin | |
dc.contributor.imecauthor | Vadakupudhu Palayam, Senthil | |
dc.contributor.imecauthor | Rosseel, Erik | |
dc.contributor.imecauthor | Nyns, Laura | |
dc.contributor.imecauthor | Van den Bosch, Geert | |
dc.contributor.imecauthor | Furnemont, Arnaud | |
dc.contributor.orcidimec | Arreghini, Antonio::0000-0002-7493-9681 | |
dc.contributor.orcidimec | Banerjee, Kaustuv::0000-0001-8003-6211 | |
dc.contributor.orcidimec | Verreck, Devin::0000-0002-3833-5880 | |
dc.contributor.orcidimec | Nyns, Laura::0000-0001-8220-870X | |
dc.contributor.orcidimec | Van den Bosch, Geert::0000-0001-9971-6954 | |
dc.contributor.orcidimec | Furnemont, Arnaud::0000-0002-6378-1030 | |
dc.source.peerreview | yes | |
dc.source.beginpage | 140 | |
dc.source.endpage | 143 | |
dc.source.conference | IEEE 11th International Memory Workshop 2019 | |
dc.source.conferencedate | 12/05/2019 | |
dc.source.conferencelocation | Monterey, CA USA | |
dc.identifier.url | https://ieeexplore.ieee.org/document/8739661 | |
imec.availability | Published - imec | |