dc.contributor.author | Ryckaert, Julien | |
dc.contributor.author | Na, Myung Hee | |
dc.contributor.author | Weckx, Pieter | |
dc.contributor.author | Jang, Doyoung | |
dc.contributor.author | Schuddinck, Pieter | |
dc.contributor.author | Chehab, Bilal | |
dc.contributor.author | Patli, Sudhir | |
dc.contributor.author | Sarkar, Satadru | |
dc.contributor.author | Zografos, Odysseas | |
dc.contributor.author | Baert, Rogier | |
dc.contributor.author | Verkest, Diederik | |
dc.date.accessioned | 2021-10-27T17:22:18Z | |
dc.date.available | 2021-10-27T17:22:18Z | |
dc.date.issued | 2019 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/33918 | |
dc.source | IIOimport | |
dc.title | Enabling sub-5nm CMOS technology scaling thinner and taller! | |
dc.type | Proceedings paper | |
dc.contributor.imecauthor | Ryckaert, Julien | |
dc.contributor.imecauthor | Na, Myung Hee | |
dc.contributor.imecauthor | Weckx, Pieter | |
dc.contributor.imecauthor | Jang, Doyoung | |
dc.contributor.imecauthor | Schuddinck, Pieter | |
dc.contributor.imecauthor | Chehab, Bilal | |
dc.contributor.imecauthor | Patli, Sudhir | |
dc.contributor.imecauthor | Sarkar, Satadru | |
dc.contributor.imecauthor | Zografos, Odysseas | |
dc.contributor.imecauthor | Baert, Rogier | |
dc.contributor.imecauthor | Verkest, Diederik | |
dc.contributor.orcidimec | Zografos, Odysseas::0000-0002-9998-8009 | |
dc.contributor.orcidimec | Verkest, Diederik::0000-0001-6567-2746 | |
dc.source.peerreview | yes | |
dc.source.conference | 65th IEEE Annual International Electron Devices Meeting (IEDM) | |
dc.source.conferencedate | 9/12/2019 | |
dc.source.conferencelocation | San Francisco, CA USA | |
imec.availability | Published - imec | |