JavaScript is disabled for your browser. Some features of this site may not work without it.
Interconnect Capacitance Investigation and Optimization Under I/O Pad for ESD Protection of RF/High Speed Circuits in Micro- & Nano-scale CMOS Technology
Interconnect Capacitance Investigation and Optimization Under I/O Pad for ESD Protection of RF/High Speed Circuits in Micro- & Nano-scale CMOS Technology