Skip to content
Institutional repository
Communities & Collections
Browse
Site
Log In
Interconnect Capacitance Investigation and Optimization Under I/O Pad for ESD Protection of RF/High Speed Circuits in Micro- & Nano-scale CMOS Technology
Statistics
Statistics by Category
Download view's map
PNG
JPEG/JPG
Reports
Most viewed
Most viewed per month
Top city views
File Visits
Export Excel
Export CSV
Item
Views
Interconnect Capacitance Investigation and Optimization Under I/O Pad for ESD Protection of RF/High Speed Circuits in Micro- & Nano-scale CMOS Technology
1338