Modeling and synthesis of timed asynchronous circuits

Thumbnail
View/open
Metadata
Show full item record
Authors
Vanbekbergen, Peter; Goossens, Gert; Lin, Bill
Conference
Proceedings European Design Automation Conference (EURODAC) with EURO-VHDL '94
Title
Modeling and synthesis of timed asynchronous circuits
Publication type
Proceedings paper
Embargo date
9999-12-31
Collections