Show simple item record

dc.contributor.authorPei, Zhenlin
dc.contributor.authorMayahinia, Mahta
dc.contributor.authorLiu, Hsiao-Hsuan
dc.contributor.authorTahoori, Mehdi
dc.contributor.authorCatthoor, Francky
dc.contributor.authorTokei, Zsolt
dc.contributor.authorPan, Chenyun
dc.date.accessioned2023-11-30T08:13:25Z
dc.date.available2023-08-24T17:41:50Z
dc.date.available2023-08-29T07:46:57Z
dc.date.available2023-11-30T08:13:25Z
dc.date.issued2023
dc.identifier.issnna
dc.identifier.otherWOS:001042307500028
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/42394.3
dc.sourceWOS
dc.titleTechnology/Memory Co-Design and Co-Optimization Using E-Tree Interconnect
dc.typeProceedings paper
dc.contributor.imecauthorLiu, Hsiao-Hsuan
dc.contributor.imecauthorCatthoor, Francky
dc.contributor.imecauthorTokei, Zsolt
dc.contributor.orcidimecCatthoor, Francky::0000-0002-3599-8515
dc.contributor.orcidimecTokei, Zsolt::0000-0003-3545-3424
dc.date.embargo2023-07-30
dc.identifier.doi10.1145/3583781.3590311
dc.identifier.eisbn979-8-4007-0125-2
dc.source.numberofpages4
dc.source.peerreviewyes
dc.source.beginpage159
dc.source.endpage162
dc.source.conference33rd Great Lakes Symposium on VLSI (GLSVLSI)
dc.source.conferencedateJUN 05-07, 2023
dc.source.conferencelocationKnoxville
dc.source.journalnot applicable
imec.availabilityPublished - open access
dc.description.wosFundingTextThis work was partially funded by IMEC, the Department of Energy (DoE) under Award DE-SC0022881, and in part by the National Science Foundation (NSF) under Grant CCF-2219753.


Files in this item

Thumbnail

This item appears in the following collection(s)

Show simple item record

VersionItemDateSummary

*Selected version