Show simple item record

Threshold voltage model for deep-submicron fully-depleted SOI CMOS transistors including the effect of source/drain fringing fields into the buried oxide

dc.contributor.authorvan Meer, Hans
dc.contributor.authorDe Meyer, Kristin
dc.date.accessioned2021-10-14T14:02:09Z
dc.date.available2021-10-14T14:02:09Z
dc.date.issued2000
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/4841
dc.sourceIIOimport
dc.titleThreshold voltage model for deep-submicron fully-depleted SOI CMOS transistors including the effect of source/drain fringing fields into the buried oxide
dc.typeOral presentation
dc.contributor.imecauthorDe Meyer, Kristin
dc.source.peerreviewno
dc.source.conferenceEuropean Meeting on Silicon on Insulator Devices; 25-27 October 2000; Granada, Spain.
dc.source.conferencelocation
imec.availabilityPublished - imec


Files in this item

FilesSizeFormatView

There are no files associated with this item.

This item appears in the following collection(s)

Show simple item record