Conference
European Meeting on Silicon on Insulator Devices; 25-27 October 2000; Granada, Spain.
Title
Threshold voltage model for deep-submicron fully-depleted SOI CMOS transistors including the effect of source/drain fringing fields into the buried oxide
Publication type
Oral presentation