Skip to content
Institutional repository
Communities & Collections
Browse all items
Scientific publications
Open knowledge
Log In
imec Publications
Presentations
Threshold voltage model for deep-submicron fully-depleted SOI CMOS transistors including the effect of source/drain fringing fields into the buried oxide
Publication:
Threshold voltage model for deep-submicron fully-depleted SOI CMOS transistors including the effect of source/drain fringing fields into the buried oxide
Copy permalink
Date
2000
Presentation
Simple item page
Full metadata
Statistics
Loading...
Loading...
Basic data
APA
Chicago
Harvard
IEEE
Basic data
APA
Chicago
Harvard
IEEE
Author(s)
van Meer, Hans
;
De Meyer, Kristin
Journal
Abstract
Description
Metrics
Views
1889
since deposited on 2021-10-14
Acq. date: 2025-12-16
Citations
Metrics
Views
1889
since deposited on 2021-10-14
Acq. date: 2025-12-16
Citations