Reduction of circuit complexity by elimination of internal nodes in the circuit modeling of planar interconnection structures