Publication:
A Study of Microbump Metrology and Defectivity at 20 Micron Pitch and Below for 3D TSV Stacking
Date
2015
Proceedings Paper
Loading...
Journal
12th Wafer-Level Packaging Symposium
Abstract
ABSTRACT As 3D TSV technology and 3D stacking moves into pre-production phase, the characterization of many of the different critical modules within the TSV middle integration flows becomes more and more crucial. Microbump dimensions are being scaled down to microbump pitch of 20 micron where the microbumps are 10 micron in width and 8 micron in height. This is required in order to achieve higher interconnect densities. For die-to-die and die-to-wafer stacking, the need for highly accurate and repeatable measurement of microbumps at both die-level and wafer-level is an absolute must for this technology to become a viable industrial option. For process development, maximum possible number of bumps needs to be characterized while for process monitoring, a meaningful subset of bumps per die and dies per wafer have to be qualified. In this paper we show the fundamental requirement for defectivity (damaged or missing bumps) and metrology to be done simultaneously for complete 3D microbump characterization. Additionally we discuss the challenges of measuring 3D microbumps in terms of CD (Critical Dimension), bump height, die-level bump coplanarity, bump shape and finally the repeatability of those measurements. Microbumps have been measured both pre and post bump reflow at a wafer- and die-level, with a statistical evaluation of measurement accuracy and repeatability. The data shown is primarily concerning 20 micron bump pitch with additional data showing early 10 micron bump pitch activity. Finally we show the differences in requirements for short loop measurement capability vs fully processed wafers, discussing the challenges introduced by multiple metal layer patterning on pattern recognition and feature recognition. We also perform an early assessment of the increase difficulty of moving from 20 micron bump pitch to 10 micron bump pitch on full flow wafers, examining the uncertainty in measurement alignment and accuracy caused by the increased background imagery.