In-line electrical metrology for high-k gate dielectrics deposited by atomic layer CVD
dc.contributor.author | De Witte, Hilde | |
dc.contributor.author | Passefort, Sophie | |
dc.contributor.author | Besling, Wim | |
dc.contributor.author | Maes, Jos | |
dc.contributor.author | Eason, K. | |
dc.contributor.author | Young, Edward | |
dc.contributor.author | Heyns, Marc | |
dc.date.accessioned | 2021-10-14T21:25:38Z | |
dc.date.available | 2021-10-14T21:25:38Z | |
dc.date.issued | 2002 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/6228 | |
dc.source | IIOimport | |
dc.title | In-line electrical metrology for high-k gate dielectrics deposited by atomic layer CVD | |
dc.type | Meeting abstract | |
dc.contributor.imecauthor | Heyns, Marc | |
dc.source.peerreview | no | |
dc.source.beginpage | 719 | |
dc.source.conference | 201st Meeting of the Electrochemical Society. Rapid Thermal and Other Short Time Processing Technologies III | |
dc.source.conferencedate | 12/05/2002 | |
dc.source.conferencelocation | Philadelphia, PA USA | |
imec.availability | Published - imec | |
imec.internalnotes | Meeting Abstracts; Vol. 2002-1 |
Files in this item
Files | Size | Format | View |
---|---|---|---|
There are no files associated with this item. |