Skip to content
Institutional repository
Communities & Collections
Browse all items
Scientific publications
Open knowledge
Log In
imec Publications
Articles
Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling
Publication:
Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling
Copy permalink
Date
2003
Journal article
Simple item page
Full metadata
Statistics
Loading...
Loading...
Basic data
APA
Chicago
Harvard
IEEE
Basic data
APA
Chicago
Harvard
IEEE
Author(s)
Mei, Bingfeng
;
Vernalde, Serge
;
Verkest, Diederik
;
De Man, Hugo
;
Lauwereins, Rudy
Journal
IEE Proceedings: Computer & Digital Techniques
Abstract
Description
Statistics
Views
1978
since deposited on 2021-10-15
Acq. date: 2026-07-27
Citations
Statistics
Views
1978
since deposited on 2021-10-15
Acq. date: 2026-07-27
Citations