Skip to content
Institutional repository
Communities & Collections
Browse
Site
Log In
Manufacturable processes for =32-nm-node CMOS enhancement by synchronous optimization of strain-engineered channel and external parasitic resistances
Statistics
Statistics by Category
Download view's map
PNG
JPEG/JPG
Reports
Most viewed
Most viewed per month
Top city views
File Visits
Export Excel
Export CSV
Item
Views
Manufacturable processes for =32-nm-node CMOS enhancement by synchronous optimization of strain-engineered channel and external parasitic resistances
1367