Skip to content
Institutional repository
Communities & Collections
Browse
Site
Log In
imec Publications
Conference contributions
Design technology co-optimization for enabling 5nm gate-all-around nanowire 6T SRAM
Publication:
Design technology co-optimization for enabling 5nm gate-all-around nanowire 6T SRAM
Date
2015
Proceedings Paper
Simple item page
Full metadata
Statistics
Loading...
Loading...
Files
31617.pdf
748.12 KB
Basic data
APA
Chicago
Harvard
IEEE
Basic data
APA
Chicago
Harvard
IEEE
Author(s)
Huynh Bao, Trong
;
Sakhare, Sushil
;
Ryckaert, Julien
;
Yakimets, Dmitry
;
Mercha, Abdelkarim
;
Verkest, Diederik
;
Thean, Aaron
;
Wambacq, Piet
Journal
Abstract
Description
Metrics
Views
1921
since deposited on 2021-10-22
1
last month
Acq. date: 2025-12-08
Citations
Metrics
Views
1921
since deposited on 2021-10-22
1
last month
Acq. date: 2025-12-08
Citations