Publication:

Design technology co-optimization for enabling 5nm gate-all-around nanowire 6T SRAM

Date

2015
Proceedings Paper
Simple item page Full metadata Statistics
 
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.orcid0000-0001-6567-2746
cris.virtual.orcid0000-0002-0772-7398
cris.virtual.orcid0000-0002-2174-6958
cris.virtual.orcid#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.orcid#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.orcid0000-0003-4388-7257
cris.virtualsource.department15ed05fe-d942-45fb-b815-bd96cf6bf1c6
cris.virtualsource.department129b7b1e-e4e9-481d-8e29-78ac1ee3c1b0
cris.virtualsource.departmentb3deff2d-4f77-4eb4-ac92-b9578c55d699
cris.virtualsource.departmented894ec9-d595-4dd3-943b-8d99244a104d
cris.virtualsource.department7f1ede79-794c-4ed6-ba2c-ed759bfbcc5a
cris.virtualsource.department04854297-248a-40b9-b457-b79f899da9f8
cris.virtualsource.orcid15ed05fe-d942-45fb-b815-bd96cf6bf1c6
cris.virtualsource.orcid129b7b1e-e4e9-481d-8e29-78ac1ee3c1b0
cris.virtualsource.orcidb3deff2d-4f77-4eb4-ac92-b9578c55d699
cris.virtualsource.orcided894ec9-d595-4dd3-943b-8d99244a104d
cris.virtualsource.orcid7f1ede79-794c-4ed6-ba2c-ed759bfbcc5a
cris.virtualsource.orcid04854297-248a-40b9-b457-b79f899da9f8
dc.contributor.authorHuynh Bao, Trong
dc.contributor.authorSakhare, Sushil
dc.contributor.authorRyckaert, Julien
dc.contributor.authorYakimets, Dmitry
dc.contributor.authorMercha, Abdelkarim
dc.contributor.authorVerkest, Diederik
dc.contributor.authorThean, Aaron
dc.contributor.authorWambacq, Piet
dc.contributor.imecauthorRyckaert, Julien
dc.contributor.imecauthorYakimets, Dmitry
dc.contributor.imecauthorMercha, Abdelkarim
dc.contributor.imecauthorVerkest, Diederik
dc.contributor.imecauthorThean, Aaron
dc.contributor.imecauthorWambacq, Piet
dc.contributor.orcidimecMercha, Abdelkarim::0000-0002-2174-6958
dc.contributor.orcidimecVerkest, Diederik::0000-0001-6567-2746
dc.contributor.orcidimecWambacq, Piet::0000-0003-4388-7257
dc.date.accessioned2021-10-22T19:48:52Z
dc.date.available2021-10-22T19:48:52Z
dc.date.embargo9999-12-31
dc.date.issued2015
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/25408
dc.identifier.urlhttp://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7165874
dc.source.beginpage1
dc.source.conferenceInternational Conference on IC Design and Technology - ICICDT
dc.source.conferencedate1/06/2015
dc.source.conferencelocationLeuven Belgium
dc.source.endpage4
dc.title

Design technology co-optimization for enabling 5nm gate-all-around nanowire 6T SRAM

dc.typeProceedings paper
dspace.entity.typePublication
Files

Original bundle

Name:
31617.pdf
Size:
748.12 KB
Format:
Adobe Portable Document Format
Download
Publication available in collections:
Conference contributions