Publication:

Scaled FinFETs Connected by Using Both Wafer Sides for Routing via Buried Power Rails

Date

2022
Journal article
https://doi.org/10.1109/TED.2022.3205561
Simple item page Full metadata Statistics
 
dc.contributor.authorVeloso, Anabela
dc.contributor.authorJourdain, Anne
dc.contributor.authorRadisic, Dunja
dc.contributor.authorChen, Rongmei
dc.contributor.authorArutchelvan, Goutham
dc.contributor.authorO'Sullivan, Barry
dc.contributor.authorArimura, Hiroaki
dc.contributor.authorStucchi, Michele
dc.contributor.authorDe Keersgieter, An
dc.contributor.authorHosseini, Maryam
dc.contributor.authorHopf, Toby
dc.contributor.authorD'have, Koen
dc.contributor.authorWang, Shouhua
dc.contributor.authorDupuy, Emmanuel
dc.contributor.authorMannaert, Geert
dc.contributor.authorVandersmissen, Kevin
dc.contributor.authorIacovo, Serena
dc.contributor.authorMarien, Philippe
dc.contributor.authorChoudhury, Subhobroto
dc.contributor.authorSchleicher, Filip
dc.contributor.imecauthorVeloso, Anabela
dc.contributor.imecauthorJourdain, Anne
dc.contributor.imecauthorRadisic, Dunja
dc.contributor.imecauthorChen, Rongmei
dc.contributor.imecauthorArutchelvan, Goutham
dc.contributor.imecauthorO'Sullivan, Barry
dc.contributor.imecauthorArimura, Hiroaki
dc.contributor.imecauthorStucchi, Michele
dc.contributor.imecauthorDe Keersgieter, An
dc.contributor.imecauthorHosseini, Maryam
dc.contributor.imecauthorHopf, Toby
dc.contributor.imecauthorD'have, Koen
dc.contributor.imecauthorWang, Shouhua
dc.contributor.imecauthorDupuy, Emmanuel
dc.contributor.imecauthorMannaert, Geert
dc.contributor.imecauthorVandersmissen, Kevin
dc.contributor.imecauthorIacovo, Serena
dc.contributor.imecauthorMarien, Philippe
dc.contributor.imecauthorChoudhury, Subhobroto
dc.contributor.imecauthorSchleicher, Filip
dc.contributor.orcidimecO'Sullivan, Barry::0000-0002-9036-8241
dc.contributor.orcidimecDe Keersgieter, An::0000-0002-5527-8582
dc.contributor.orcidimecHosseini, Maryam::0000-0002-0210-4095
dc.contributor.orcidimecD'have, Koen::0000-0002-5195-9241
dc.contributor.orcidimecWang, Shouhua::0000-0002-9105-8552
dc.contributor.orcidimecDupuy, Emmanuel::0000-0003-3341-1618
dc.contributor.orcidimecIacovo, Serena::0000-0002-0826-9165
dc.contributor.orcidimecSchleicher, Filip::0000-0003-3630-7285
dc.contributor.orcidimecOniki, Yusuke::0000-0002-6619-1327
dc.contributor.orcidimecSchram, Tom::0000-0003-1533-7055
dc.contributor.orcidimecLorant, Christophe::0000-0001-7363-9348
dc.contributor.orcidimecHikavyy, Andriy::0000-0002-8201-075X
dc.contributor.orcidimecLoo, Roger::0000-0003-3513-6058
dc.contributor.orcidimecBatuk, Dmitry::0000-0002-6384-6690
dc.contributor.orcidimecMartinez Alanis, Gerardo Tadeo::0000-0001-5036-0491
dc.contributor.orcidimecSoulie, Jean-Philippe::0000-0002-5956-6485
dc.contributor.orcidimecDevriendt, Katia::0000-0002-0662-7926
dc.contributor.orcidimecChan, BT::0000-0003-2890-0388
dc.contributor.orcidimecHiblot, Gaspard::0000-0002-3869-965X
dc.contributor.orcidimecVan der Plas, Geert::0000-0002-4975-6672
dc.date.accessioned2022-12-09T10:37:33Z
dc.date.available2022-10-15T02:51:00Z
dc.date.available2022-12-09T10:37:33Z
dc.date.issued2022
dc.identifier.doi10.1109/TED.2022.3205561
dc.identifier.issn0018-9383
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/40572
dc.publisherIEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
dc.source.beginpage7173
dc.source.endpage7179
dc.source.issue12
dc.source.journalIEEE TRANSACTIONS ON ELECTRON DEVICES
dc.source.numberofpages7
dc.source.volume69
dc.title

Scaled FinFETs Connected by Using Both Wafer Sides for Routing via Buried Power Rails

dc.typeJournal article
dspace.entity.typePublication
Files
Publication available in collections:
Articles