Skip to content
Institutional repository
Communities & Collections
Browse all items
Scientific publications
Open knowledge
Log In
imec Publications
Conference contributions
Consideration of UFET architecture for the 5nm node and beyond logic transistor
Publication:
Consideration of UFET architecture for the 5nm node and beyond logic transistor
Copy permalink
Date
2018
Proceedings Paper
Simple item page
Full metadata
Statistics
Loading...
Loading...
Basic data
APA
Chicago
Harvard
IEEE
Basic data
APA
Chicago
Harvard
IEEE
Author(s)
Kumar Das, Utta
;
Eneman, Geert
;
Velampati, Ravi
;
Chauhan, Y.
;
Jinesh, K.
;
Bhattacharya, T.
Journal
Abstract
Description
Metrics
Views
1842
since deposited on 2021-10-25
1
last month
1
last week
Acq. date: 2025-12-11
Citations
Metrics
Views
1842
since deposited on 2021-10-25
1
last month
1
last week
Acq. date: 2025-12-11
Citations