Publication:
Selective etching of SiGe for removal of dummy layers in fully silicided gate artchitectures
Date
| dc.contributor.author | Snow, Jim | |
| dc.contributor.author | Vos, Rita | |
| dc.contributor.author | Kottantharayil, Anil | |
| dc.contributor.author | Kraus, Harald | |
| dc.contributor.author | Xu, Kaidong | |
| dc.contributor.author | Grinninger, F. | |
| dc.contributor.author | Wagner, G. | |
| dc.contributor.author | Kovacs, F. | |
| dc.contributor.author | Mertens, Paul | |
| dc.contributor.imecauthor | Vos, Rita | |
| dc.contributor.imecauthor | Mertens, Paul | |
| dc.date.accessioned | 2021-10-16T05:18:34Z | |
| dc.date.available | 2021-10-16T05:18:34Z | |
| dc.date.issued | 2005 | |
| dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/11250 | |
| dc.source.beginpage | 207 | |
| dc.source.conference | Cleaning Technology in Semiconductor Device Manufacturing IX | |
| dc.source.conferencedate | 17/10/2005 | |
| dc.source.conferencelocation | Los Angeles, CA USA | |
| dc.source.endpage | 213 | |
| dc.title | Selective etching of SiGe for removal of dummy layers in fully silicided gate artchitectures | |
| dc.type | Proceedings paper | |
| dspace.entity.type | Publication | |
| Files | ||
| Publication available in collections: |