Publication:

A Compact 7b 175GS/s Linearized Time-Interleaved Slope ADC with Switched Input Buffers

 
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.orcid0000-0002-5206-1062
cris.virtual.orcid0000-0001-6691-4647
cris.virtual.orcid0000-0001-5485-1837
cris.virtual.orcid0000-0002-2219-4411
cris.virtual.orcid0000-0003-1397-9011
cris.virtual.orcid0000-0003-4148-7188
cris.virtual.orcid0000-0002-7112-8154
cris.virtual.orcid0000-0002-0114-1193
cris.virtual.orcid0000-0002-3980-0203
cris.virtual.orcid0000-0002-1642-2465
cris.virtual.orcid0000-0001-5682-8737
cris.virtualsource.department9235f2f7-eb91-4015-80ca-a43f0631165f
cris.virtualsource.departmente4613a8b-2d73-4026-9a65-0cf2be02eeb2
cris.virtualsource.departmentc436d874-28e3-4c9e-b583-65ac229eeaba
cris.virtualsource.department06d3b2d3-3ee2-4dea-9b5a-309e39a07655
cris.virtualsource.department49ea2dcd-93de-4610-9e5a-24858f2e8a37
cris.virtualsource.department7d59ffb0-e0da-421d-aae0-dd98219dedf1
cris.virtualsource.department3a4749c8-27f6-4557-9d65-37e550ed537f
cris.virtualsource.department45635c0b-93e2-4156-aee7-c7a56145fef3
cris.virtualsource.department32d8e58a-5716-42c1-8c08-46738850ae45
cris.virtualsource.departmentc14931ca-2bfa-4b8e-8423-ffed8000be4d
cris.virtualsource.department3d40dbe8-e941-43b2-916f-881d213bfd6d
cris.virtualsource.orcid9235f2f7-eb91-4015-80ca-a43f0631165f
cris.virtualsource.orcide4613a8b-2d73-4026-9a65-0cf2be02eeb2
cris.virtualsource.orcidc436d874-28e3-4c9e-b583-65ac229eeaba
cris.virtualsource.orcid06d3b2d3-3ee2-4dea-9b5a-309e39a07655
cris.virtualsource.orcid49ea2dcd-93de-4610-9e5a-24858f2e8a37
cris.virtualsource.orcid7d59ffb0-e0da-421d-aae0-dd98219dedf1
cris.virtualsource.orcid3a4749c8-27f6-4557-9d65-37e550ed537f
cris.virtualsource.orcid45635c0b-93e2-4156-aee7-c7a56145fef3
cris.virtualsource.orcid32d8e58a-5716-42c1-8c08-46738850ae45
cris.virtualsource.orcidc14931ca-2bfa-4b8e-8423-ffed8000be4d
cris.virtualsource.orcid3d40dbe8-e941-43b2-916f-881d213bfd6d
dc.contributor.authorMartens, Ewout
dc.contributor.authorParisi, Angelo
dc.contributor.authorKankuppe Raghavendra Swamy, Anirudh Praveen
dc.contributor.authorCooman, Adam
dc.contributor.authorLi, Hanyue
dc.contributor.authorVan Winckel, Steven
dc.contributor.authorRenukaswamy, Pratap
dc.contributor.authorMoura Santana, Lucas
dc.contributor.authorLagos Benites, Jorge
dc.contributor.authorMarkulic, Nereo
dc.contributor.authorCraninckx, Jan
dc.date.accessioned2026-07-16T10:35:12Z
dc.date.available2026-07-16T10:35:12Z
dc.date.createdwos2026
dc.date.issued2026
dc.description.abstractWe present a 2048× time-interleaved slope-ADC implementing 7b, 175GS/s conversion. Samplers with switched buffers are proposed to realize wideband sampling in rank 1 driven by a multi-phase clock generated by a delay line with feedforward coupling. Making the slope nonlinear compensates static nonlinearities of the hierarchical sampling network. With only 0.063mm2 in 5nm CMOS, it is the smallest ultra-high-speed ADC reported to date with an excellent energy per sample of less than 2.16pJ.
dc.identifier.doi10.1109/isscc49663.2026.11409101
dc.identifier.isbn979-8-3315-8937-0
dc.identifier.issn0193-6530
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/59880
dc.language.isoeng
dc.provenance.editstepusergreet.vanhoof@imec.be
dc.publisherIEEE
dc.relation.ispartofseriesIEEE International Solid State Circuits Conference
dc.source.beginpage198
dc.source.conferenceIEEE International Solid-State Circuits Conference (ISSCC)
dc.source.conferencedate2026-02-15
dc.source.conferencelocationSan Francisco
dc.source.endpage200
dc.source.journal2026 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, ISSCC
dc.source.numberofpages3
dc.title

A Compact 7b 175GS/s Linearized Time-Interleaved Slope ADC with Switched Input Buffers

dc.typeProceedings paper
dspace.entity.typePublication
imec.internal.crawledAt2026-03-04
imec.internal.sourcecrawler
imec.internal.wosCreatedAt2026-07-14
Files
Publication available in collections: